Home || Study Aim ||  Teach Staff ||  Laboratories ||  Galary ||  About Us
Welcome to Computer Science Department Website

First year

Second year

Third year

Fourth year


Links
Ministery of Higher Education

Ministery of Higher Education in Erbil

Salahaddin University

University of Sulaimani

Koya University

University of Kurdistan

Digital Logic

Course 1:
Total hours: 30 hours ( theory ) + 30 hours (Practice).

Subjects Names:

Combinational Logic:

  1. Digital and Analog Systems.

  2. Number systems binary number system, hexadecimal number system, octal number system.

  3. Logic gates: NOT gate, AND gate, OR gate, NAND gate, NOR gate, XOR gate.

  4. Boolean algebra: Laws of Boolean Algebra, Theorems of Boolean Algebra, DeMorgan’s Law.

  5. Boolean algebra: Theorem Proof using Truth Tables, Implementation of Boolean Functions, Simplifying Boolean Functions.


  6. Minterms and Maxterms.

  7. Minimization of logic functions using Boolean algebra.

  8. Karnaugh maps: 3 variable Karnaugh maps, 4 variable Karnaugh maps.

  9. Karnaugh maps: Minimization of logic functions using Karnough maps.

  10. Minimization of logic functions using Karnough maps: Karnaugh Map with “don’t care” terms.

  11. De Morgan theorem and gate equivalency.

  12. Combinational logic circuits: Half adder, full adder.

  13. Combinational logic circuits: Multiplexer, Function implementation using Multiplexers, DeMultiplexer.


  14. Combinational logic circuits: Decoders, Encoders.

  15. Combinational logic Review.

********************************************************************
Course 2:
Total hours : 30 hours ( theory ) + 30 hours (Practice).

Sequential Logic:

  1. Latches: Cross-coupled Inverter latch.

  2. S-R Latch with NOR gates, S-R Latch with NAND gates.

  3. Gated SR Latch with NAND Gates, D Latch, Gated D Latch .

  4. Clock Pulse Definition, Master-Slave and Edge-Triggered D Flip-Flops.

  5. J-K Latch, J-K Latch: Race Condition Clocked J-K Flip Flop, T Flip-flop.


  6. Shift Registers.

  7. Parallel-Access Shift Register.

  8. Asynchronous Counters, Up-Counter with T Flip-Flops, Down-Counter with T Flip-Flops.

  9. Synchronous Counters, Synchronous Counter with T Flip-Flops.

  10. Enable and Clear Capability, Reset Synchronization.

  11. Synchronous Counter with D Flip-Flops.

  12. Other Types of Counters, BCD Counter, Ring Counter, Johnson Counter.

  13. Introduction to VLSI Design: IC Evolution, MOS (Metal-oxide-silicon)Technology.

  14. CMOS Transistors, Transistor Switch Model, CMOS Inverter Operation, CMOS NAND Operation, CMOS NOR Operation.


  15. NMOS Transistor Fabrication- Process FlowNOT gate layout, NAND gate layout.

University of Dohuk, Dohuk City, Kurdistan Region - Iraq
Tel. : +964 (0)62 7225125    Relations: +964 762 0004
Copyright ©, Department Of Computer Science 2008